Logic and Computer Design Fundamentals

The textbook examples and problems using structural VHDL require logic gate models. You will need to generate a library lcdf_vhdl containing a package func_prims that provides these models. The generic steps for generating the gate models are:

• Generate a new library called lcdf_vhdl in your VHDL project directory.
• Compile the VHDL package file func_prims.vhd using lcdf_vhdl as the work directory.

 

 

 

 

 

 

 

 

 

| Contact Us | Legal Notice |